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class are inherently parallel and, as a consequence, appear to be inefficient to solve sequentially or 
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theoretical and uses only abstract models of computation, namely, the RAM and PRAM. Practical 
issues pertaining to the applicability of our results to specific existing computers, whether sequential 
or parallel, are not addressed. 
*Research supported by the French Research Project C3 of CNRS and the Natural Sciences and 
Engineering Research Council of Canada (Grant No. A3336). 
**This work was done while visiting the Laboratoire de I’Informatique du Parallelisme de 1’Ecole 
Normale Superieure de Lyon (Chaire Louis Neel). 
***On leave from the University of Sao Paulo, Brazil. 
0304-3975/92/%05.00 0 1992-Elsevier Science Publishers B.V. All rights reserved 
324 S.G. A/d et al. 
Akl, SC., M. Cosnard and A.G. Ferreira, Data-movement-intensive problems: two folk theorems in 
parallel computation revisited, Theoretical Computer Science 95 (1992) 323-337. 
Nous considtrons dans ce texte deux thi-or2mes bien connus de la littkrature du calcul paralltle. Le 
premier, connu sous le nom de thttortme de I’acctltration, itablit que I’acctltration maximale d’un 
calcul skquentiel avec p processeurs est &gale i p. Le deuxitme, connu sous le nom de thkor8me de 
Brent, montre qu’un calcul effectut en un pas avec n processeurs peut &tre exCcutii avec p processeurs 
en au plus [n/p] pas. Nous montrons que ces deux thCo&mes sont erronts en g&n&al. Plus 
particulikrement, nous construisons pour chacun d’eux un problkme pour lequel le thtortme ne 
s’applique pas. Ces probltmes sont caractCris& par le fait que le mouvement des donn6es domine le 
volume de calcul. 11s sont intrinskquement paralltles et difficiles g rt%oudre s&quentiellement ou avec 
un nombre de processeurs infirieur au nombre maximum. Notre approche est essentiellement 
thiorique et se base sur des modtles de calcul abstraits, RAM et PRAM. L’application de ces 
risultats $ des ordinateurs existants n’est pas abordke. 
1. Introduction 
A computational problem is said to be data-movement-intensive (or data- 
movement-bound) if the number of operations required to move data from one 
location to another in memory dominates all other computations. In this paper, we 
reconsider two folk theorems in parallel computation in the context of data-move- 
ment-intensive problems. The first folk theorem states that a sequential computation 
can be speeded up by at most a factor of p when using p processors operating in 
parallel. The second (and related) folk theorem (usually attributed to Brent [6, 71) 
states that a computation requiring n independent operations can be executed in time 
rnipl at most, using p processors. Our analysis uncovers some peculiarities typically 
hidden by asymptotic interpretations of the folk theorems. Specifically, we exhibit 
problems for which the two theorems in question do not hold. 
Throughout this paper, we shall use the PRAM model of computation. The 
speedup theorem and Brent’s theorem are often presented and used in the general 
framework of this model. However, while in the PRAM model, the computational 
complexity of parallel algorithms is usually expressed asymptotically with respect to 
the size of the problems (big 0 notation), the two theorems are stated with precise 
coefficients of proportionality. One main purpose of this paper is to bring attention to 
this contradiction, since the folk theorems were both “proved” a decade before the 
formal introduction of the PRAM model and were adopted without questioning their 
applicability. In fact, we show that the two folk theorems do not hold in the context of 
the PRAM model, and propose two alternatives to these theorems. 
A second result of this work is the uncovering of a class of problems that are 
“inherently parallel” and, consequently, inefficient to solve sequentially or with fewer 
than the maximum number of processors possible, namely the class of data- 
movement-intensive problems. 
It is important at the outset to distinguish our approach from other arguments 
formulated in connection with the above theorems. In particular: 
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(1) It is often said [l, 2, 5, 171 that a p-fold speedup cannot be achieved in practice 
due to the inevitable overheads involved in starting up parallel computers, in com- 
munications among processors, and in synchronization of parallel computations. Also 
cited in this context are Minsky’s conjecture (speedup is at most log p) [28], and 
Amdahl’s law (speedup is limited by the number of operations that must be performed 
sequentially) [3-51. 
(2) By contrast, it has been argued that not only a linear speedup, but even 
a superlinear speedup is sometimes possible [14, 15, 19, 21, 22225, 27, 30-331. This 
point of view is justified by pointing out to some problems (for example, tree search 
problems) where particular instances can be solved by p processors in excess of p times 
faster than achievable with a single processor using the fastest sequential algorithm. 
Sometimes, memory limitations on a single processor render a superlinear speedup 
possible on a parallel computer with more memory [S, 161. 
(3) Finally, Brent’s folk theorem is often formulated with the proviso that processor 
allocation (i.e. the task of distributing jobs to processors, or vice versa) may in some 
cases limit its applicability [13, 20, 261. (However, it is interesting to note in passing 
that, to our knowledge, no examples of problems to which Brent’s folk theorem does 
not apply appear in the literature.) 
We wish to stress here that our interest is purely theoretical, and that our discussion 
is concerned solely with abstract models of computation. Therefore, the conclusions of 
this paper neither support, nor refute, any of the above arguments. In fact, our main 
result, namely, that the two folk theorems do not hold in the PRAM model, was 
obtained specifically when solving data-movement-intensive problems. 
The remainder of this paper is organized as follows. Sequential and parallel 
computational models are recalled in Section 2. In Sections 3 and 4 we present 
counterexamples to the first and second folk theorems, respectively, for restricted 
models of computation. These results are generalized in Section 5. In Section 6 we 
propose alternatives to the speedup theorem and Brent’s theorem (in the context of 
the PRAM). Some concluding remarks are offered in Section 7. 
2. Models of computation 
The sequential model we adopt is the usual random access machine (RAM) [18] 
consisting of 
(1) a memory with a potentially infinite number of locations, and 
(2) a processor capable of loading and storing data from and into the memory, 
executing arithmetic and logical operations and operating under the control of 
a program stored in a control unit. 
The processor possesses a constant number of internal (or local) registers to 
perform computations on data. Two registers are required to perform operations of 
the form a :=f(a, b), where f is a binary operation such as addition, multiplication, 
comparison, etc. (Unary operations are, of course, also available.) 
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In one step requiring unit time the processor can 
(i) read a datum from an arbitrary location in memory into one of its internal 
registers, 
(ii) perform a computation on the contents of one or two registers, and 
(iii) write the contents of one register into an arbitrary memory location. 
It should be clear that all data movements in memory must be done through the 
processor. Thus, in order to copy into memory location A the contents of memory 
location B, one step is needed which uses one internal register. 
For the sake of simplicity, we shall first state our results using algorithms that do 
not perform any arithmetic computation. Therefore, we restrict the RAM model to the 
DM-RAM (data movement RAM), where the processor possesses only one register 
and no arithmetic unit. A logical test on the contents of the processor’s single register 
is allowed. 
The parallel models are obtained by extending the RAM to obtain the parallel 
RAM (PRAM) [2, 131 and the DM-RAM to obtain the DM-PRAM. These models 
consist of p identical processors (of the type used in the RAM or the DM-RAM), 
sharing a common memory (also of the type used in the RAM). The processors 
operate synchronously under the control of a program. 
For the PRAM, every step (requiring unit time) consists of three phases: 
(i) first, all processors read simultaneously from p different locations in shared 
memory (one location per processor), and each processor stores the value 
obtained in a local register, 
(ii) second, all processors perform computations on their local data, and 
(iii) third, all processors write simultaneously into p different locations in shared 
memory (one location per processor). 
Note that since only one processor is allowed to read from or write into a given 
memory location at any time, the model as presented here is the EREW variant of the 
PRAM [2, 131. 
By contrast, for the DM-PRAM, every step (requiring unit time) consists of only 
phases (i) and (iii) described above. As with the DM-RAM, each processor is allowed 
to test the contents of its single register. 
For both parallel models the processors are indexed and, through program control, 
some of them (if so desired) may be prevented from executing a given step. 
3. A folk speedup theorem 
We begin by defining the term speedup. Given a certain computational problem, 
assume that the fastest possible sequential algorithm for solving this problem on 
a RAM runs in time t1 . Assume further that a parallel algorithm for the same problem 
runs on a PRAM with p processors in time t,. The ratio tl/t, is called the speedup 
provided by the parallel algorithm. The first folk theorem we consider relates to the 
maximum speedup achievable theoretically [2,3,9-12,291. 
Data-movement-intensive problems 321 
Theorem 3.1 (Folk Theorem 1). For any computational problem, and for tI,p, and 
t, defined as above, the following is always true: tI/t,<p. 
Proof. The proof is by contradiction. Assume that tl/t,>p. We can simulate the 
parallel algorithm on the RAM as follows: the single RAM processor executes each 
step of the PRAM algorithm in at most p steps. The entire simulation requires at most 
ptp time. But pt,< tI by our assumption. This leads to a contradiction since, by 
definition, tl is the smallest time achievable on the RAM for the given problem. 0 
It is important to note that the theorem is not stated in asymptotic terms with 
respect to p. Under the framework of DM-RAMS and DM-PRAMS, we shall show 
that such a folk speedup theorem does not apply, by exhibiting a problem where the 
speedup is 2p - 1. 
Problem 1. We are given p distinct integers I 1, . . . , I, in the range (-00, p], stored in an 
array A[l], A [2], . ., A [ p] in such a way that A [ i] = Ii for all 1 <i < p. It is required to 
modify A so that it satisfies the following condition: for all 1~ i < p, A[ Zi] = li if and 
only if 1~ li < p; otherwise, A [ i] = Ii. 
Theorem 3.2. Problem 1 cannot be solved in less than 2p-1 steps using the DM-RAM. 
Proof. Any algorithm that solves Problem 1 includes (possibly among other steps) 
steps of the form: 
Read Ii; if li>O then Write Ii into A [ri], 
where the location of Ii is immaterial for the purpose of the proof. Consider the first 
such step executed by the algorithm. Since a positive Ii may take any value from 1 to p, 
the Write can occur at any position of A, thus destroying its old contents. Therefore, 
the remaining p - 1 Iis, where j # i and 1 d j d p, must have been “seen” previously by 
the algorithm in p- 1 Read steps preceding the current step. Since, in addition, there 
could be up to p Write steps into A, the result follows. 0 
This bound is tight in view of the following algorithm which uses an additional 
array W of size p- 1. We begin by copying the first p- 1 elements of A into W. Now, 
A [p] is read and A[ A [p]] := A [p] if and only if A[ p] > 0. The following step is then 
performed for i=l,2,...,p-1: 
If W[ i] > 0 then A [ W[ i]] := W[ i], else do nothing. 
Assume now that a DM-PRAM with p processors is available. One step suffices to 
solve Problem 1. Each of the processors begins by reading one value from A into 
a local register; A is then updated as required, with each processor i whose local 
register contains a positive integer executing the following instruction: 
A[A[i]]:=A[i]. 
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While the maximum possible speedup by Theorem 3.1 is p, we have managed to 
achieve a speedup of 2p- 1. 
4. A folk theorem attributed to Brent 
The following theorem appears in various forms in [6,7,26,13,20]. 
Theorem 4.1 (Folk Theorem 2). If a computation involving a total of n operations can 
be performed in time t on a PRAM with suficiently many processors, then it can be 
performed in time t +(n - t)/p on a PRAM with p processors. 
Proof. Suppose that si operations are performed during the ith step of the computa- 
tion, for i= 1,2, . , t. We have 
Using p processors, the ith step can be simulated in rsi/pl time. Therefore, the 
p processors can complete the entire computation in time 
The following corollary to Theorem 4.1 is immediate. 
Corollary 4.2. If n processors can perform a computation in one step, then p processors 
can perform the same computation in [n/p1 steps for 1 dpd n. 
It is again important to note that the theorem is not stated in asymptotic terms. In 
what follows, we show that Theorem 4.1 does not hold in the framework of DM- 
RAMS and DM-PRAMS. 
Problem 2. We are given n distinct integers I,, .., I, stored in an array 
A[l], A[2], . . . . A[n] in such a way that A[i] =li for all 1~ i<n. It is required to 
perform a cyclic shift of A, i.e. assign the value of A[i] to A[(i + 1) mod n], for 
i=1,2 ,..., n. 
With n processors on a DM-PRAM and no additional shared memory locations, 
Problem 2 can be solved in one step: for i = 1,2, . . . , n, the ith processor reads A [i] and 
writes it in A[(i+ l)modn]. 
If p processors are available, where 1 <p d n, then by Corollary 4.2 the problem 
should be solvable in [n/p1 steps. Our purpose now is to show that this number of 
steps is not achievable for all values of p. 
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Let us consider first the special case of p= 1. One additional memory location is 
necessary, since at least one element must be protected from being overwritten by 
a shift. Using this additional memory location, say A[n+ 11, a cyclic shift can be 
performed sequentially in nt 1 steps as follows. Proceeding from i= n down to i= 1, 
A [i] is copied into A [i + 11; then A [n + l] is copied into A [ 11. Time optimality stems 
from the fact that each element must be moved once, except one element which must 
be moved twice. This result obviously contradicts the II steps predicted by Corollary 
4.2 as sufficient to perform the cyclic shift sequentially. 
In treating the general case of 2 d p 6 n, we distinguish between two situations. We 
first assume that the processors are not allowed to use any more shared memory than 
required to store the input. 
Theorem 4.3. The complexity of the cyclic shift problem on a DM-PRAM with 
p processors and no extra storage is r(n- l)/(p- l)]. 
Proof. (a) Lower bound. Let c be a cyclic permutation of length n. We can write c as 
a composition of arbitrary permutations, i.e. c= 7r1 7r2...7t,, where each permutation 
ni is different from the identity. 
(1) We first prove that 
I!? (l(P)-l)>n-1, 
i=l 
where [(Xi) denotes the number of elements displaced by permutation ni. The proof is 
by induction on m. 
Form=l,c=n, and1(~,)=n,implyingthatI(x,)-l>,n-l.Nowassumethatthe 
inequality is true for m Q k, i.e. 
We want to show that for c=rr1rc2...7tkfl, we have 
-k-lan-1. 
Let rti, 1 d i Gk, be the permutation with the largest index which displaces at least 
one element in common with 7~ + 1. Owing to the fact that c displaces all elements and 
none of the nj, 1 < j Q k, is the identity, such a zi is guaranteed to exist. Since ni + 1.. . IQ 
and zk+r commute, we can write ~~~~~~~~~~~~~~~~~~~~~~~~~~~ 
Given that l(Xink+l)</(rti)+I(Xk+l)- 1, we have 
+...+l(q-k, 
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and the result holds since by the inductive assumption the left-hand side is larger than 
or equal to II- 1. 
(2) We now prove that, if l(ni)<p for 1 di<m, then ma [(n- l)/(p- 1)l. 
The proof follows directly from (I), since pm-m3 n- 1, i.e. m3 [(n- l)/( p- 1) 1. 
(3) Since p processors can permute at most p elements in one step, it follows 
from (1) and (2) that a cyclic shift cannot be executed by p processors in less 
than r(n- l)/( p- l)l steps. 
(b) Upper bound. During the ith step, i= 1, . . ., T, a cyclic shift among the p ele- 
ments in A[l],A[2+(i-l)(p-l)],...,A[l+i(p-1)] is performed. Since during 
each step (except the last) exactly p- 1 elements reach their final positions, while in the 
last step up to p elements can do so, the expression for the running time follows. q 
Corollary 4.4. Let n = pq + r, where p is the number of processors, q and r are integers, 
und r<p. Theorem 4.1 does not apply to the cyclic shift problem on a DM-PRAM 
without extra storage whenever q + r > p. 
Proof. This result is a consequence of the fact that r(n - l)/( p- t)J > [n/p1 when- 
ever q+r>p. 0 
Corollary 4.5. The complexity of the cyclic shift problem on a DM-PRAM with 
2 processors and no extra storage is n - 1. 
It should be noted here that for a two-processor DM-PRAM, the number of steps 
predicted by Theorem 4.1 as sufficient to perform the cyclic shift is rn/21. 
Now assume that the processors are allowed to use additional shared memory 
locations. Again in this case, we prove that Theorem 4.1 does not apply. In fact, we 
show that the gap between the actual number of steps required to solve a problem and 
that predicted by Theorem 4.1 can be larger than that achieved by Corollaries 4.4 
and 4.5. 
For that purpose, consider the following generalization of Problem 2. Instead of 
shifting the entire array cyclically, assume that every group of q consecutive elements 
is to be shifted cyclically, where for simplicity of presentation we choose q to be 
a divisor of n. 
With IZ DM-PRAM processors, the problem is solved in one step and no extra 
shared memory. Sequentially, the complexity of the problem is n + n/q, since each of 
the n/q cyclic shifts requires (q+ 1) steps. 
Theorem 4.6. The complexity ?f the q-cyclic shift problem on a DM-PRAM with 
p processors such thut 2,<p<q is rn/p+n/(pq)l. 
Proof. (a) Lower bound. Assume that fewer than [n/p + n/( pq )1 steps are sufficient 
for solving the q-cyclic shift problem. Since during each step, at most p memory 
accesses can be performed, the total number of memory accesses is smaller than 
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n + n/q. However, because there are fewer processors than elements to be shifted, one 
supplementary memory access is necessary for each cyclic shift in order that no 
element be lost. Hence, any solution to the q-cyclic shift problem necessitates at least 
n + n/q memory accesses, which contradicts the assumption. 
(b) Upper bound. For each group of q consecutive elements to be shifted, operate in 
the following way: store the first element in an additional memory location, shift every 
element except the first, copy the content of the additional memory location into the 
location of the last element. 
The proof now proceeds by induction on k = n/q. Consider k = 1, which corresponds 
to a cyclic shift with 2 <p < n processors. Using our operating mode we can assign 
p processors to each of the L(q + l)/pj first steps and then terminate in one step if 
necessary. The total time is equal to r(q+ l)/pl which meets the bound. 
Assume that for k- 1 the following is true: 
- the number of steps isrn/p+n/(pq)l=r(k-l)q/p+(k-l)/pl; 
_ the last step of the algorithm is the only one which uses less than p processors. 
Construct an algorithm for k, by first using the algorithm fork- 1 except for the last 
step. Call nk_ 1 the number of processors necessary for this last step. Of the p proces- 
sors, assign nk _ 1 to the execution of this step and p - uk _ 1 to the execution of the first 
step of the kth group. Continue assigning p processors to the shift and finish using 
r& processors. The second induction hypothesis holds by construction. Let us consider 
the first one, and denote the number of steps by Tk. We have 
Tk=Tk-1-1+r(q+1+Uk-1)/Pl 
with 
Hence, 
which concludes the proof. 0 
Corollary 4.7. Let q be a divisor of n, and p the number of processors such that 2 < p < q. 
Theorem 4.1 does not apply to the q-cyclic shift problem on a DM-PRAM with extra 
storage whenever pq <n. 
Proof. Theorem 4.1 does not hold if [n/p + n/( pq)l > [n/p], which is satisfied if 
pq<n. q 
Corollary 4.8. The complexity of the q-cyclic shift problem, q >/ 3, on a DM-PRAM with 
2 processors and extra storage is r (n/2) (1 + l/q) 1. 
Note that for q = 3, we get a complexity of r 2n/3 1 instead of the r n/21 predicted 
by Theorem 4.1. 
332 S.G. Akl ct al. 
We have thus demonstrated that Theorem 4.1 does not always hold for the 
DM-PRAM. 
5. Generalizations 
Both the speedup theorem and Brent’s theorem have been around for quite some 
time. The idea that there exist problems to which these theorems do not apply is likely 
to be met with disbelief. Furthermore, the results in Sections 3 and 4 so far are valid 
only for restricted versions of the standard models of computation, namely, the 
DM-RAM and the DM-PRAM. Therefore, a certain degree of skepticism on the part 
of the reader as to the applicability of these results to the general models is under- 
standable. In this section, we show that the results of Sections 3 and 4 hold for the 
general RAM and PRAM models. 
Assume that a PRAM is available. As defined in Section 2, the processors are 
allowed to perform arithmetic operations, and have a constant number of local 
registers. For the moment, assume that the number of such registers is two. Consider 
Problem 2. Corollary 4.2 tells us that this problem can be solved by p processors in 
[n/p1 steps. By Theorem 4.3, the best time achievable on the DM-PRAM is 
rw)i(p- ~1. 
It may now be argued that since each processor possesses two local registers 
(instead of one), a more efficient algorithm may be obtained as follows. Let n be 
a multiple of p. In step 1, A[l], . . . . A[p] are read, each by a processor and 
A [2], . , A [ p] receive their final values while the old value of A [p] is retained in one 
of the two registers of the pth processor. Then during step i, i= 2,3, . . , n/p, 
A[( i- 1)~ + 11, . , A [ip] are read, and updated, with the pth processor writing in 
A[(i- l)p+ l] the value read in the previous step. In the final step A[l] receives the 
value of A [n]. Minor modifications are needed for n not a multiple of p. In both cases, 
the algorithm requires r(n+ l)/pl steps. 
This argument can be easily refuted, however, by modifying the requirement of the 
problem to: Assign the value of (A [ i])2 to A [(i + 1) mod n], for i = 1,2, , n. In this 
way, we force the second local register to be used for an arithmetic operation (rather 
than storage), thus invalidating the above algorithm. This reasoning can be extended 
to apply when any (constant) number of registers (not just two) is available in each 
processor. The same generalization holds for Problem 1. 
We, therefore, have the following theorem. 
Theorem 5.1. Theorems 3.1 und 4.1 do not hold for the PRAM. 
In face of this theorem, one may be tempted to resolve the paradox by modifying 
the RAM (and hence the PRAM) in two ways. First, we allow a processor to have 
a number of registers which is no longer a constant but depends on the size of the 
problem being solved. Second, we count each of a read, compute, or write operation as 
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a step, Consider Problem 1. On the RAM, this problem is now solved in 2p steps. The 
processor first reads (in p steps) the array A into its p registers. It then modifies the 
array A (again in p steps) based on the values in the registers. On a PRAM with 
p processors the problem now requires the obvious two steps of reading and writing 
(each processor needing only one register). This leads to a speedup of p as predicted by 
Theorem 3.1. 
There are two fallacies in this argument, however. The first resides in the fact that 
the RAM processor has been allocated p registers. This essentially amounts to 
a random access memory, and the above modified-RAM algorithm uses it as such. 
Unfortunately, the time required to access this memory is tacitly assumed to be zero, 
which is different from the way the random access memory is treated by the same 
algorithm. A correct analysis of the modified-RAM algorithm shows that 4p steps are 
needed, this time leading to a speedup of 2p. 
The second fallacy concerns the fact that the PRAM processors have been restricted 
to a constant number of registers each. Assuming that each PRAM processor also 
possesses p registers, Problem 1 on an array of size p2 requires 2p steps. On a RAM, 
the same problem cannot be solved in less than 4p2 -2p steps, by an extension of the 
proof used in Section 3. 
Similar arguments as used in the previous two paragraphs apply to Problem 2. In 
concluding this section, it is important to emphasize, in fairness to Brent (to whom 
Theorem 4.1 is attributed), that his theorem as it appears in [6,7] is formulated 
strictly in terms of arithmetic expression evaluation. A more general (and clearly 
incorrect) version of Brent’s theorem somehow made its way to the parallel computa- 
tion folklore in the form of Theorem 4.1, and has become known as Brent’s scheduling 
principle. 
6. Simulation 
The purpose of this section is to offer alternatives to the speedup theorem and 
Brent’s theorem in the context of the RAM and the PRAM. We do this by providing 
two algorithms. The first simulates a p-processor PRAM on a RAM, while the second 
simulates an n-processor PRAM on a p-processor PRAM. 
In what follows, let M denote the memory of a RAM or PRAM. We use M(i) and 
1 A4 1 to refer to the ith location and size of M, respectively. One step of computation on 
a RAM has the following form: 
Read M(k) 
Compute f 
Write M(m) 
where (i) k and m belong to (0, 1, . . . . 1 MI}, and if k=O (m=O) then no read (write) 
occurs, and (ii) f is any arithmetic operation, including the identity or nop (no 
operation). 
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Note that the above RAM step executes: 
M(m) :=f( M( k)), with f(M(0)) = nop. 
Since we assume an EREW model of computation, the most general form of 
a program for one PRAM step of computation is: 
Processor Pi (1 <i<p) 
Read M(4(i)) 
Compute f 
Write M($(i)) 
where 
(1) 4 and ICI: {1,2, . . ..p}+{O. 1, . . ..IMlj. 
(2) i# j, 4(i)#O, 4(j)#O implies 4(i)#4(j), 
(3) i# j, ti(i)#O. $(j)#O implies $(i)#$(j), 
(4) +(i)=O ($(i)=O) implies that no read (write) occurs, 
(5) f is any arithmetic operation including nop. 
Note that the functions C$ and $ insure that the conditions imposed on memory 
access by the EREW model hold. 
Theorem 6.1 (Simulation theorem). Each step of computation on a PRAM with 
p processors can be simulated in 2p - 1 steps on a RAM with 2p - 1 memory locations. 
Proof. Since there is only one step of computation, and since the restriction of 4 to 
4-1 (1,2, . . . . p) is an injection, we can assume without loss of generality that 4(i) = i or 
+(i)=O (if no read occurs). Let i* stand for i or 0. The following RAM program 
simulates the PRAM program, using the notation O+p=O: 
For i=l to p-l do 
Read M(i*) 
Compute nop 
Write M(i*+p) 
Read M(p*) 
Compute f 
Write M($(P)) 
For i=l top-l do 
Read M(i*+p) 
Compute f 
Write M(rC/(i)) 
The parallel program executes the following operation: 
l,<jdp M(j):=f(M(K’(j))) if $(j)ZO, 
M(j):=M(j) otherwise. 
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In the sequential program, the first For loop copies the ( p - 1) first positions of the 
memory into M( pt 1) to M(2p- 1). The next instruction executes the computation 
corresponding to M(p). The result can be written anywhere since the p- 1 first 
positions have been copied and the pth position has been read. The second For loop 
executes the remaining computation using as input the copies of the original input. 
Hence, we get 
for l<j<p-1 M( j+p):=M( j) if 4+(j)+& 
MW(P)):=f(M(P*)) if Il/(p)#O, 
for l<j<p-1 M(ti(j)):=f(M(j*+p)) if $(j)#O. 
Since the restriction of $ to $ - ‘(1,2, . . . , p) is an injection, each position is written at 
most once. Consequently, the result of this program is 
for l<j<p M(j):=f(M(Kl(j))) if $(j)fO, 
which concludes the proof. C! 
The above simulation is optimal in light of the optimal one-step PRAM algorithm, 
and the optimal (2p- 1)-step RAM algorithm presented in Section 3 for solving 
Problem 1. It follows that for any computational problem, and for tI,p and t, as 
defined at the beginning of Section 3, we have 
t1/t,<2p- 1. 
We propose this new bound on the speedup as an alternative to Theorem 3.1. 
Corollary 6.2. Each step of computation on a PRAM with n processors can be simulated 
in r(2n-p)/pl steps on a PRAM with p processors (p<n) and p [(n-p)/pl+n memory 
locations. 
Proof. The proof is very similar to the previous one; we only sketch it. Initially, 
p [(n-p)/pl positions are copied in auxiliary memory locations. Using these copies 
and the n-pr(n-p)/pl remaining positions, the computation is performed in time 
equal to r(n-p)lp+n/pl= r(2n-p)/pl. 0 
We propose this simulation as an alternative to Theorem 4.1. However, unlike the 
case with the speedup bound proposed above, it is an open question to determine 
whether the r(2n-p)/pl bound is optimal. In order to prove the optimality of this 
bound, one should exhibit a problem which can be solved (optimally) in one step with 
n processors, but requires r(2n - p)/pl steps to be solved (optimally) with p processors. 
Note that our analysis in Section 4 is of no help in settling the question. 
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7. Conclusion 
We have presented counterexamples to two folk theorems in parallel computation. 
Both counterexamples are based on problems that we term data-movement-intensive, 
i.e. problems where the main computations involved are concerned with moving data 
from one place in memory to another. Our analysis demonstrates that, at least for this 
class of problems, the two folk theorems do not hold. We also proposed alternatives to 
the speedup theorem and Brent’s theorem, based on simulation algorithms. 
The importance of this study is twofold. First, it shows that two of the most 
fundamental beliefs in parallel computation are not universally true. Second, it 
exhibits a new class of problems in parallel computation, which may be characterized 
as being “inherently parallel” and, consequently, inefficient to solve sequentially or 
with fewer than the maximum possible number of processors. This class is to be 
contrasted with the class of problems believed to be “inherently sequential” and, 
therefore, difficult to solve efficiently in parallel [13]. 
Two directions for further research are contemplated. This study of data-move- 
ment-intensive problems is to be continued with the purpose of exhibiting other 
members, and discovering additional properties, of the class. It should also be 
interesting to investigate the validity of the two folk theorems for other models of 
parallel computation. 
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